a b s t r a c t NEXT is a new experiment to search for neutrinoless double beta decay using a 100 kg radio-pure high-pressure gaseous xenon TPC with electroluminescence readout. A large-scale prototype with a SiPM tracking plane has been built. The primary electron paths can be reconstructed from time-resolved measurements of the light that arrives to the SiPM plane. Our approach is to measure how many photons have reached each SiPM sensor each microsecond with a gated integrator. We have designed and tested a 16-channel front-end board that includes the analog paths and a digital section. Each analog path consists of three different stages: a transimpedance amplifier, a gated integrator and an offset and gain control stage. Measurements show good linearity and the ability to detect single photoelectrons.
1. Introduction 1.1. The NEXT experiment NEXT (Neutrino Experiment with a Xenon TPC) is a new experiment designed to search for neutrino-less double beta decay using a 100 kg radio-pure, 90% enriched ( 136 Xe isotope) highpressure gaseous xenon TPC with electroluminescence readout.
The experiment will be located in the Canfranc Underground Laboratory (LSC) in Spain [1] [2] . NEXT-1 EL is a large-scale prototype ( Fig. 1 ) equipped with two sensor planes in opposite sides of the detector vessel. One plane will measure event energy with PMTs and will also detect the primary scintillation light [3] [4] . The other plane will use a SiPM array to follow the primary electron paths and to help in the discrimination of interesting events from the background.
Primary electrons that result from background events and double-beta decays in the TPC active volume follow random paths due to multiple scattering ( Fig. 2) , ionizing the gas in their movement.
The secondary electrons produced by this ionization drift towards the anode following the electric field lines in the TPC.
Electroluminiscence is then used at the anode to amplify these weak signals and produce photons that are registered by the SiPM plane array. About 1,000 photons are produced per drift electron.
The uniformity of the SiPM noise pulses and the large intensities of tracking signals allow setting a digital threshold at about five photoelectrons, high enough to eliminate almost all noise but without degrading the spatial resolution [1] . This value sets a relaxed design parameter for the front-end electronics.
Nevertheless, with the aim to study the resolution limits in the NEXT-1 EL tracking plane, single-photoelectron resolution is taken as a design goal for the front-end electronics described in this paper. Although an integrating front-end is more vulnerable to thermal and induced noise [5] , it also provides higher signal levels necessary to read very low light events. Most of the induced noise is due to capacitive/inductive coupling from switching digital lines in the PCB and charge sharing effects in the integrator. As a consequence, most of the integrated induced noise turns out to be deterministic which allows an easy calibration procedure. Signals obtained at the front-end output are converted to digital domain using a 10-bit 1-MHz ADC.
The analog path consists of three different stages (Fig 4) . The gains in every stage have been defined to obtain output precision which could resolve up to a single photo-electron (pe).
The output voltage step obtained from a single photoelectron should be higher than the equivalent output noise so that the system may have the desired resolution. Although preamplifier noise response is extremely good (OPA847 datasheet shows 0.85nV/√Hz) it takes the largest part of the equivalent output noise budget (7 mVrms). The rest of the front-end shows lower noise levels. Finally the total equivalent output noise theoretically calculated and checked through simulation is below 13 mVrms. In order to provide a sufficient dynamic range and stay above the noise floor, gain values have been adjusted to obtain about 18 mV/pe.
The SiPM front-end board
We have designed and tested a 16-channel board that includes 16 analog paths and a digital section (Fig. 5) . The analog path circuit is described in the previous section.
On-board data processing
The digital section is based on a small, low-power Xilinx 
forwarding from the front-end [9] .
The described link was validated in a test setup composed of one front-end board, one FEC card and a 15-meter CAT-6 network cable. No error in the link occurred during three consecutive days at the nominal 352 Mb/s load with PRBS data [10] . The estimated BER is then lower than 1e-13 with a 99.99% confidence level.
This result confirms the goodness of the link implementation. Light pulses produce a variable number of detected photoelectrons, which are processed by the electronic chain, giving a response in ADC counts. Fig. 6 shows the typical response in ADC counts for a single channel. The different gaussian fits shown identify the different numbers of photoelectrons produced in the device with each pulse. From this analysis we can easily obtain the linearity of our system. In fact, as can be seen from Fig 7, the behaviour of the system with the number of photoelectrons produced in the device is linear in the dynamic range (1024 counts), where the fit slope gives the conversion factor between ADC counts and photoelectrons.
Conclusions
In this paper we have described the readout electronics for the SiPM plane in the NEXT-1 prototype. The readout is based on a gated integrator circuit that produces an output proportional to the number of photons that impinge on the SiPM sensor each microsecond. Data are then digitized and transmitted to the DAQ using RD51 electronics, developed jointly by the NEXT Collaboration and CERN for the RD51 Collaboration.
Performance tests show single photoelectron detection, good linearity and superb data transmission quality to the DAQ PC, resulting in a valid solution for NEXT-1 purposes.
Nevertheless, there are still a couple issues that still need to be addressed in a coming design revision:
(1) Channel-by-channel offset voltage adjustment by hand turned out to be critical to obtain the reported performance. So, the offset voltage drift with temperature and aging needs to be studied.
(2) Power dissipation in the operational amplifiers is high and requires the use of forced air cooling and/or heathsinks. The use of alternative, low-power amplifiers must be evaluated.
Scalability to 248 channels is straightforward, requiring sixteen front-end boards, two FEC cards (serving only 8 front-end cards each for a reduced load in the gigabit Ethernet link), two DAQ PCs and one trigger card to fan out clock and commands.
